Senior Design Engineer
Design and implement high-performance RTL for FPGA and ASIC solutions in satellite-based 5G communications systems. Translate algorithmic requirements into micro-architectures, optimise for performance and power, and validate on space-qualified hardware. Collaborate closely with cross-functional engineering teams across the full development lifecycle.