RTL Design Team Lead - FPGA / ASIC
Lead and mentor a hardware design team while actively contributing to RTL development for FPGA and ASIC platforms targeting advanced 5G and satellite communication systems. Translate system requirements into high-performance digital designs, optimize for throughput and power, and collaborate with algorithm and software teams. Drive technical roadmaps and integrate AI tools into design workflows.