Lead RTL Designer (PPA Experience)
Lead RTL Designer responsible for driving PPA-optimized datapath design in high-performance AI accelerator chips. The role involves deep microarchitectural trade-off analysis, timing-closure iteration, and close collaboration with physical design and verification teams. Work spans from RTL creation to synthesis and STA feedback, targeting cutting-edge inference hardware for large-scale AI models.