Electronic FPGA Engineer
Huber+Suhner Polatis Cambridge
Design, verify and validate FPGA solutions for optical networking products, implementing VHDL logic on Xilinx Artix-7 devices using Vivado. Work spans requirements capture, test benches, timing closure, CDC analysis and lab bring-up with logic analysers, collaborating closely with electronics and software engineers.